{"@context":"https://w3id.org/codemeta/3.0","@type":"SoftwareSourceCode","identifier":"pkg:hackage/sv2v","name":"sv2v","description":"A tool for coverting SystemVerilog to Verilog. Originally forked from the\nVerilog parser found at https://github.com/tomahawkins/verilog","version":"0.0.13","softwareVersion":"0.0.13","license":"https://spdx.org/licenses/BSD-1-Clause","codeRepository":"https://github.com/zachjs/sv2v","issueTracker":"https://github.com/zachjs/sv2v/issues","url":"https://github.com/zachjs/sv2v","keywords":["bsd3","development","embedded","hardware","language","program","Propose Tags"],"programmingLanguage":{"@type":"ComputerLanguage","name":"Haskell"},"maintainer":[{"@type":"Person","name":"zachjs"}],"author":[{"@type":"Person","name":"zachjs"}],"copyrightHolder":[{"@type":"Person","name":"zachjs"}],"dateCreated":"2021-08-01","dateModified":"2025-03-20","datePublished":"2025-03-20","copyrightYear":2021,"downloadUrl":"https://hackage.haskell.org/package/sv2v-0.0.13/sv2v-0.0.13.tar.gz","applicationCategory":"hackage","runtimePlatform":"hackage","developmentStatus":"active","sameAs":["https://hackage.haskell.org/package/sv2v"],"https://www.w3.org/ns/activitystreams#likes":751,"https://forgefed.org/ns#forks":66}