pypi.org : magia-hdl
Magia generates Synthesizable SystemVerilog in pythonic syntax
Registry
-
Source
- Documentation
- JSON
purl: pkg:pypi/magia-hdl
Keywords:
Verilog HDL
, SystemVerilog
, Synthesizable
, RTL
, HDL
, Hardware Description Language
, Code Generation
, FPGA
, ASIC
, EDA
, RTL Design
License: MIT-feh
Latest release: about 1 year ago
First release: over 1 year ago
Dependent packages: 2
Downloads: 204 last month
Stars: 7 on GitHub
Forks: 1 on GitHub
See more repository details: repos.ecosyste.ms
Last synced: 12 days ago