pypi.org "systemverilog" keyword
View the packages on the pypi.org package registry that are tagged with the "systemverilog" keyword.
hgdb-rtl 0.0.1
Creating HGDB symbol table from RTL1 version - Latest release: over 2 years ago - 35 downloads last month - 726 stars on GitHub - 1 maintainer
pyslang 8.0.0
Python bindings for slang, a library for compiling SystemVerilog11 versions - Latest release: 2 months ago - 1 dependent package - 55 thousand downloads last month - 726 stars on GitHub - 1 maintainer
hdl-checker 0.7.4
HDL code checker19 versions - Latest release: over 3 years ago - 2 dependent repositories - 757 downloads last month - 185 stars on GitHub - 1 maintainer
Top 7.3% on pypi.org
31 versions - Latest release: over 1 year ago - 3 dependent repositories - 1.2 thousand downloads last month - 409 stars on GitHub - 2 maintainers
pymtl3 3.1.16
PyMTL 3 (Mamba): A Python-based hardware generation, simulation, and verification framework31 versions - Latest release: over 1 year ago - 3 dependent repositories - 1.2 thousand downloads last month - 409 stars on GitHub - 2 maintainers
svut 1.10.0 💰
SystemVerilog Unit Test (SVUT)6 versions - Latest release: 6 months ago - 300 downloads last month - 77 stars on GitHub - 1 maintainer
Top 3.5% on pypi.org
27 versions - Latest release: 6 days ago - 4 dependent packages - 16 dependent repositories - 9.91 thousand downloads last month - 675 stars on GitHub - 1 maintainer
edalize 0.6.1
Library for interfacing EDA tools such as simulators, linters or synthesis tools, using a common ...27 versions - Latest release: 6 days ago - 4 dependent packages - 16 dependent repositories - 9.91 thousand downloads last month - 675 stars on GitHub - 1 maintainer
pytest-cocotb 0.1.0
Pytest plugin to integrate Cocotb1 version - Latest release: about 1 month ago - 202 downloads last month - 1 stars on gitlab.com - 1 maintainer
svdata 0.0.16
Parse systemverilog files in Python.16 versions - Latest release: 6 months ago - 8.43 thousand downloads last month - 0 stars on GitHub - 1 maintainer
Top 9.7% on pypi.org
13 versions - Latest release: 4 months ago - 3 dependent packages - 2 dependent repositories - 52.5 thousand downloads last month - 123 stars on GitHub - 1 maintainer
peakrdl 1.2.3
Toolchain for control/status register automation and code generation.13 versions - Latest release: 4 months ago - 3 dependent packages - 2 dependent repositories - 52.5 thousand downloads last month - 123 stars on GitHub - 1 maintainer
peakrdl-cli 1.2.3
Command-line tool for control/status register automation and code generation.2 versions - Latest release: 4 months ago - 32.3 thousand downloads last month - 123 stars on GitHub - 1 maintainer
svinst 0.1.9
Python library for parsing module definitions and instantiations from SystemVerilog files37 versions - Latest release: almost 4 years ago - 1 dependent repositories - 1.6 thousand downloads last month - 39 stars on GitHub - 1 maintainer
antlr4-verilog 4.0.0
Generated files from ANTLR4 for Verilog parsing4 versions - Latest release: almost 3 years ago - 1 dependent repositories - 1.38 thousand downloads last month - 12 stars on GitHub - 1 maintainer
packtype 1.1.5
Packed data structure specifications for multi-language hardware projects8 versions - Latest release: over 3 years ago - 1 dependent repositories - 407 downloads last month - 3 stars on GitHub - 1 maintainer
blockwork 1.0
An opionated EDA flow1 version - Latest release: over 1 year ago - 68 downloads last month - 17 stars on GitHub - 1 maintainer
pip-hdl 0.3.0
Tool to enable package managing for HDL VIP or IP cores (Verilog, SystemVerilog, VHDL) using Pyth...3 versions - Latest release: about 1 year ago - 154 downloads last month - 4 stars on GitHub - 1 maintainer
hdlconvertor 2.3
VHDL and System Verilog parser written in c++19 versions - Latest release: almost 4 years ago - 1 dependent package - 1 dependent repositories - 461 downloads last month - 289 stars on GitHub - 1 maintainer
hdlconvertor-binary 2.3
VHDL and System Verilog parser written in c++1 version - Latest release: over 1 year ago - 204 downloads last month - 289 stars on GitHub - 1 maintainer
jtag-axi 0.1.4
JTAG to AXI bridge python I/F5 versions - Latest release: 7 months ago - 176 downloads last month - 1 maintainer
erroranalyzer 2.2.1
ErrorAnalyzer is the EDA tool of choice to understand and find simulation failures faster3 versions - Latest release: over 3 years ago - 1 dependent repositories - 134 downloads last month - 10 stars on GitHub - 1 maintainer
verilator 5.32.0
Python wrapping/binding for verilator6 versions - Latest release: 4 months ago - 1 dependent repositories - 881 downloads last month - 0 stars on GitHub - 1 maintainer
Top 7.7% on pypi.org
24 versions - Latest release: 9 days ago - 1 dependent package - 3 dependent repositories - 52.4 thousand downloads last month - 60 stars on GitHub - 1 maintainer
peakrdl-regblock 1.0.0
Compile SystemRDL into a SystemVerilog control/status register (CSR) block24 versions - Latest release: 9 days ago - 1 dependent package - 3 dependent repositories - 52.4 thousand downloads last month - 60 stars on GitHub - 1 maintainer
pytcl-eda 0.2.1
PyTCL allows control EDA tools directly from Python that use TCL4 versions - Latest release: about 1 month ago - 573 downloads last month - 1 stars on gitlab.com - 1 maintainer
svreal 0.2.7
Library for working with fixed-point numbers in SystemVerilog26 versions - Latest release: over 4 years ago - 2 dependent repositories - 470 downloads last month - 44 stars on GitHub - 1 maintainer
ipxact2systemverilog 1.0.23
Generate VHDL, SystemVerilog, html, rst, md, pdf, c headers from an IPXACT description25 versions - Latest release: over 1 year ago - 1 dependent repositories - 379 downloads last month - 57 stars on GitHub - 1 maintainer
hdlconvertorast 1.2
A library of AST nodes for HDL languages (Verilog, VHDL, ...) and transpiler/compiler utilities12 versions - Latest release: over 1 year ago - 1 dependent repositories - 943 downloads last month - 31 stars on GitHub - 1 maintainer
Top 9.5% on pypi.org
33 versions - Latest release: almost 4 years ago - 7 dependent repositories - 762 downloads last month - 209 stars on GitHub - 1 maintainer
hwt 3.8
hdl synthesis toolkit33 versions - Latest release: almost 4 years ago - 7 dependent repositories - 762 downloads last month - 209 stars on GitHub - 1 maintainer
cocotbext-waves 0.1.9
CocotbExt Wavedrom diagram generator9 versions - Latest release: 6 months ago - 320 downloads last month - 1 maintainer
pynqpandas 0.0.1
Hardware-accelerated Pandas1 version - Latest release: over 7 years ago - 1 dependent repositories - 30 downloads last month - 0 stars on GitHub - 1 maintainer
hdlconv 0.3.0
HDL converter, based on GHDL, Yosys, and the plugins ghdl-yosys-plugin and yosys-slang4 versions - Latest release: about 2 months ago - 294 downloads last month - 23 stars on GitHub - 1 maintainer
sphinx-verilog-domain 0.0.2
Verilog Domain for Sphinx3 versions - Latest release: over 4 years ago - 10 dependent repositories - 315 downloads last month - 23 stars on GitHub - 2 maintainers
tsfpga 13.2.0
A flexible and scalable development platform for modern FPGA projects40 versions - Latest release: about 1 month ago - 1 dependent package - 1 dependent repositories - 1.79 thousand downloads last month - 23 stars on GitHub - 1 maintainer
socx-cli 0.3.0
System on chip verification and tooling infrastructure.13 versions - Latest release: about 1 month ago - 1.47 thousand downloads last month - 1 stars on GitHub - 1 maintainer
hectare 0.2.4
VHDL generator from SystemRDL4 versions - Latest release: almost 4 years ago - 1 dependent repositories - 155 downloads last month - 198 stars on GitHub - 1 maintainer
cosa 0.3.1
CoreIR Symbolic Analyzer14 versions - Latest release: about 6 years ago - 5 dependent repositories - 339 downloads last month - 60 stars on GitHub - 2 maintainers
cocotbext-ahb 0.4.9
CocotbExt AHB Bus VIP41 versions - Latest release: 3 months ago - 1.14 thousand downloads last month - 13 stars on GitHub - 1 maintainer
svmodule 1.2.0
[System]Verilog Module I/O parser and printer6 versions - Latest release: over 3 years ago - 1 dependent repositories - 320 downloads last month - 25 stars on GitHub - 1 maintainer
recover 0.0.0
An effective Remote Co-Verification (ReCoVer) library of hardware and software co-designs1 version - Latest release: over 5 years ago - 2 dependent repositories - 40 downloads last month - 0 stars on gitlab.com - 1 maintainer
forastero 1.0
cocotb verification framework with the batteries included1 version - Latest release: 7 months ago - 80 downloads last month - 1 maintainer
playhdl 0.2.1
Tool to play with HDL (inspired by EdaPlayground)3 versions - Latest release: over 2 years ago - 134 downloads last month - 4 stars on GitHub - 1 maintainer
ipsocgen 0.1.39
Generic SoC builder in HDL42 versions - Latest release: almost 2 years ago - 406 downloads last month - 1 maintainer
libsv 0.2.1
An open source, parameterized SystemVerilog hardware IP library2 versions - Latest release: about 3 years ago - 1 dependent repositories - 89 downloads last month - 26 stars on GitHub - 1 maintainer
jtag-to-axi removed
JTAG to AXI IP python I/F1 version
Related Keywords
verilog
36
hdl
19
python
16
fpga
16
vhdl
14
eda
11
rtl
10
asic
8
SystemVerilog
7
compiler
6
parser
6
verilator
6
modelsim
5
FPGA
5
uvm
5
hardware
5
Verilog
5
verification
5
vip
5
soc
5
vivado
4
xilinx
4
vcs
4
simulation
4
ASIC
4
icarus-verilog
4
VHDL
4
antlr4
4
registers
4
system verilog
4
systemrdl-compiler
4
preprocessor
3
simulator
3
synthesis
3
register-descriptions
3
csr
3
axi
3
cocotb
3
register abstraction layer
3
generator
3
xcelium
3
tool
3
CSR
3
SystemRDL
3
PeakRDL
3
parsing
3
flow
3
ghdl
3
parse
3
header
2
C
2
systemc
2
yosys
2
uvm-register-model
2
cadence
2
system-verilog
2
codegenerator
2
codegen
2
questa
2
siemens
2
synopsys
2
test
2
hardware-verification
2
Cocotb
2
python3
2
command-line-tool
2
hardware-description-language
2
testing
2
systemrdl
2
apb
2
jtag
2
language-service
2
vhdl-parser
2
verilog-parser
2
systemverilog-parser
2
antrl4
2
slang
2
amba
2
altera
2
software
2
hcl
1
hls
1
code-generator
1
ast
1
model-checking
1
scripting
1
tcl
1
fixed-point
1
fixed point
1
synthesizable
1
floating-point
1
icarus
1
irun
1
iverilog
1
ncsim
1
xrun
1
ipxact2systemverilog
1
ipxact2vhdl
1
html
1
rst
1